









The control of the co	PART OF CPS SL67	Section 2 to the first experience of the control of
COMPONENT LIST	READ ONLY MEMORY INPUT/OUTPUT INFORMATION	CIRCUIT DESCRIPTION
CODE	LEAD DESIGNATION LIST	THE SL66/67 IS A READ ONLY MEMORY FOR THE CDT (CALL DATA TRANSHITTER) SYSTEM. THE BOARD IS DESIGNED FOR THE WESTERN ELECTRIC 32A ROM WITH A CAPACITY OF 20 KILD-BYTES PLUS SINGLE BIT PARITY. (THIS BOARD WILL ALSO ACCOUNTY THE 2716 EPROM OR THE 2732 EPROM FOR A CAPACITY OF AO KILD-BYTES).  BOARD ADDRESS DECODING AND GENERATION OF ROM CHIP SELECTS (CEO-CE4) IS PERFORMED BY A BIPOLAR PROM (ICS) AS SHOWN IN INPUT/OUTPUT INFORMATION. THE OUTPUT ENABLE STORES FOR THE ROMS (OED-OE4) AND DEVICE FROM THE CHIP SELECTS GATED WITH PEN THROUGH THE OR GATES (IC6,IC7). THE SELECTION OF THE APPROPRIATE PARITY BITS ARE HANDLED BY A MULTIPLEXER
G	1	(ICII). ERROR DETECTION FOR THE ADDRESS BUS AND ADDRESS DECODING IS PERFORMED BY THE PARITY GENERATORS (IC9, ICIO) AND THE DECODING PROM
SEE NOTE 1	OUTPUTS ADW ALL DECODE WELL	(105).
CP LOC	DO-15 DATA LEADS	
CODE OR WA-LSO4 AM93S48DMXX AM93SABDMXX SN54253JXX	DAPH DATA ADDRESS PARITY OVER THE HIGH BYTE OF DATA	
ELEMENT DESIG SH LOC DESIG SH L	DAPL DATA ADDRESS PARITY OVER THE LOW BYTE OF DATA	
B A 2F6	NAM NOT ALL WELL	
D	READY LEAD	
F C	ON BOARD LEADS	
6	A1-13 ADDRESS LEADS BOEN BOARD ENABLE	
SET NOTE	CEO-4 CHIP ENABLES DEO-4 OUTPUT ENABLES	
CODE 32ANK 32ANM 32ANP 32APA 32ANJ 32ANL 32ANN	PCED, T PARITY CHIP ENABLES	
ELEMENT DESIG SH LOC		
A 4D2 4,DA 4E5 4E7 5C1 5D2 5D4	VPP MEMORY EXPANSION LEAD	
C	ICS PROM SAMPLE PROGRAM, SEE NOTE 2.	
E C	ADDRESS INPUTS DATA CUTPUTS  A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0	
F G		1
- SEE NOTE I	L L L L H H L L L H H H L H H	The contract of the contract o
CP LOC	L L L L H H H L L H H L H H L	
CODE 32ANR 32APB WA-LS240 WA-LS240	L L L H L L L L H L H H H L	
ELEMENT DESIG SH LOC DESIG SH L	L L L H H L H L H H H H H	
B C	ALL OTHER ADDRESS H H H H H H H P	
D D	ODD PARITY OVER THE ADDRESS INPUTS.  P SHOULD BE A HIGH IF THE NUMBER OF HIGH'S IN THE ADDRESS IS EV	VEN.
F F	P SHOULD BE A LOW IF THE NUMBER OF HIGH'S IN THE ADDRESS IS ODD	
G X = TEXAS INSTRUMENT XX = ADVANCED MICRO DEVICES		
CAPACITOR RESISTOR		
DESIG CODE DESIG CCDE		
(1)		
C(2-16) KS-20736.L4.luf		
NOTES:		
1. EPROMS KS-22060, L3 (INTEL B2716-1) WILL BE USED IN INITIAL INSTALLATIONS. THESE WILL BE REPLACED BY WECO		the state of the s
32A() MASK PROGRAMMED ROMS. THE B27161-1'S WILL BE		
RETURNED TO BIL.		
2. PROGRAMMING INFORMATION FOR 205 CALL DATA TRANSMITTER GENERIC PROGRAM CAN BE FOUND ON MASTERDEVICE		
SPECIFICATION PG 25460 LDI ISSUE 1, PK 25464-01, ISSUE 1, IC REFERENCE NO 1 FOR ICS.		
		SL67 CIRCUIT PACK
		DWG SIZE ISSUE
		65 1
		BELL LABORATORIES CPS-SL67 SHEET 6
		Description of the contract of